The Loss of Down Converter for Digital Radar receiver

نویسندگان

  • YOUN-HUI JANG
  • HYUN-IK SHIN
  • BUM-SUK LEE
  • JEONG-HWAN KIM
  • WHAN-WOO KIM
چکیده

With the development of digital processing technology, digital receivers have wide applications in radar systems as well as wireless communications systems. In the digital receivers with intermediate frequency (IF) sampling technique, the analog-to-digital converter (ADC) directly converts IF signal into digital format prior to detection. And the digital signal processor (DSP) using Hilbert transform or the digital down converter (DDC) using the direct digital synthesizer extracts in-phase (I) and quadrature (Q) components from the digital data. In this paper, a digital radar receiver with GC4016 DDC chip is presented. We propose the operating modes and design parameters of the DDC satisfying system requirements and analyze the DDC loss. Key-Words: radar, digital radar receiver, digital processing, digital down converter (DDC), GC4016, operating mode, design parameter, DDC loss,

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Digital Down Converter for a Wideband Radar Receiver

In a conventional radar receiver errors are introduced due to mismatch between the ADCs and gain and phase mismatch in the I/Q demodulation. By performing the I/Q demodulation in the digital domain some of these errors are alleviated. In this paper several different filter structures suitable for digital I/Q demodulation are evaluated. Three different structures for such a digital down converte...

متن کامل

A 4-bit 7.5 GHz A/D Converter

Based on a conventional flash architecture a 4-bit GaAs analog to digital (A/D) converter has been designed using OMMIC-Philips GaAs foundry and particularly its commercial enhancement/depletion mode 0.18 μm pHEMT technology process. The ADC operates at 7.5 GHz sampling rate with full power analog input bandwidth from DC to Nyquist frequency. Differential source coupled FET logic (SCFL) was use...

متن کامل

Efficient Implementation of Digital Receiver on FPGA

There is a boast demand for wireless communication technology in present days. All the new wireless technologies are communicated by the Digital receiver. The main aim of this receiver is obtain information from target devices, after receiving information the parameters like speed, distance and angle of target device are calculated in Radars. In this paper introduced a 70 MHz Digital receiver w...

متن کامل

MIMO UWB Radar System with Compressive Sensing

A multiple input multiple output ultra-wideband cognitive radar based on compressive sensing is presented in this letter. For traditional UWB radar, high sampling rate analog to digital converter at the receiver is required to meet Shannon theorem, which increases hardware complexity. In order to bypass the bottleneck of ADC or further increase the radar bandwidth using the latest wideband ADC,...

متن کامل

Implementation of Algorithms For Multi-Channel Digital Monitoring Receiver

Monitoring Receivers form an important constituent of the Electronic support. In Monitoring Receiver we can monitor, demodulate or scan the multiple channels. In this project, the Implementation of algorithm for multi channel digital monitoring receiver. The implementation will carry out the channelization by the way of Digital down Converters (DDCs) and Digital Base band Demodulation. The Inte...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2008